Advances in Inter-Channel Mismatch Calibration for Time-Interleaved Analog-to-Digital Converters: A Review

Authors

  • Zhendong Wang School of Navigation, Shandong Jiaotong University, Weihai, Shandong, 264209, China

DOI:

https://doi.org/10.54691/wrhy7b37

Keywords:

Time-interleaved Analog-to-Digital Converter (TIADC); Inter-channel Mismatch; Timing Mismatch; Background Calibration; All-digital Calibration; Neural Network; Hardware Implementation.

Abstract

Time-interleaved analog-to-digital converters (TIADCs) increase the aggregate sampling rate by distributing conversion across several lower-rate channels. However, differences in channel offset, gain, and sampling instant introduce periodic spurs and limit the dynamic performance obtainable from interleaving. This review examines the mechanisms of individual and combined mismatches and traces the development of calibration from foreground parameter identification to background adaptation, digital reconstruction, and all-digital joint compensation. Statistical estimation, correlation-based time-skew estimation, derivative and Taylor-series compensation, adaptive filtering, and fractional-delay and filter-bank reconstruction are compared in terms of reference requirements, operating assumptions, accuracy, and implementation cost. Particular attention is given to neural-network- and machine-learning-based calibration, including nonlinear mappings, temporal features, and hybrid representations that combine physical models with learned correction. These approaches can represent coupled errors, but their usefulness depends on training-data coverage, label accuracy, out-of-distribution generalization, and the cost of continuous inference. The discussion distinguishes background parameter adaptation from the continuous application of fixed coefficients, and separates measured-data validation from real-time hardware deployment. Future research should address broadband and complex-signal robustness, explicit channel information, lightweight fixed-point implementations, and stable online adaptation. Model–data hybrid methods are a promising direction when evaluated against appropriate conventional baselines. Reliable progress ultimately requires evidence from real converters and sustained data streams, with calibration accuracy assessed jointly with throughput, latency, resource use, and power.

Downloads

Download data is not yet available.

References

[1] Razavi, B. (2013). Design considerations for interleaved ADCs. IEEE Journal of Solid-State Circuits, 48(8), 1806–1817. https://doi.org/10.1109/jssc.2013.2258814.

[2] Black, W. C., & Hodges, D. A. (1980). Time interleaved converter arrays. IEEE Journal of Solid-State Circuits, 15(6), 1022–1029. https://doi.org/10.1109/jssc.1980.1051512.

[3] Xiong, W., Zhang, Z., Lang, L., et al. (2023). A novel fully digital feedforward background calibration technique for timing mismatch in M-channel time-interleaved ADCs. Electronics, 12(9), 1965. https://doi.org/10.3390/electronics12091965.

[4] Alpman, E., Lakdawala, H., Carley, L. R., et al. (2009). A 1.1V 50mW 2.5GS/s 7b time-interleaved C-2C SAR ADC in 45nm LP digital CMOS. In 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (pp. 76–77). https://doi.org/10.1109/isscc.2009.4977315.

[5] El-Chammas, M., & Murmann, B. (2011). A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. IEEE Journal of Solid-State Circuits, 46(4), 838–847. https://doi.org/10.1109/jssc.2011.2108125.

[6] Chen, V. H. C., & Pileggi, L. (2014). A 69.5 mW 20 GS/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32 nm CMOS SOI. IEEE Journal of Solid-State Circuits, 49(12), 2891–2901. https://doi.org/10.1109/jssc.2014.2364043.

[7] Duan, Y., & Alon, E. (2015). A 6b 46GS/s ADC with >23GHz BW and sparkle-code error correction. In 2015 Symposium on VLSI Circuits (VLSI Circuits) (pp. C162–C163). https://doi.org/10.1109/vlsic.2015.7231250.

[8] Kull, L., Pliva, J., Toifl, T., et al. (2016). Implementation of low-power 6–8 b 30–90 GS/s time-interleaved ADCs with optimized input bandwidth in 32 nm CMOS. IEEE Journal of Solid-State Circuits, 51(3), 636–648. https://doi.org/10.1109/jssc.2016.2519397.

[9] Chan, C. H., Zhu, Y., Sin, S. W., et al. (2016). A 6 b 5 GS/s 4 interleaved 3 b/cycle SAR ADC. IEEE Journal of Solid-State Circuits, 51(2), 365–377. https://doi.org/10.1109/jssc.2015.2493167.

[10] Chan, C. H., Zhu, Y., Zheng, Z., et al. (2018). A 39mW 7b 8GS/s 8-way TI ADC with cross-linearized input and bootstrapped sampling buffer front-end. In ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC) (pp. 254–257). https://doi.org/10.1109/esscirc.2018.8494309.

[11] Lan, J., Zhai, D., Chen, Y., et al. (2021). A 2.5-GS/s four-way-interleaved ringamp-based pipelined-SAR ADC with digital background calibration in 28-nm CMOS. Electronics, 10(24), 3173. https://doi.org/10.3390/electronics10243173.

[12] Dyer, K. C., Fu, D., Lewis, S. H., et al. (1998). An analog background calibration technique for time-interleaved analog-to-digital converters. IEEE Journal of Solid-State Circuits, 33(12), 1912–1919. https://doi.org/10.1109/4.735531.

[13] Fu, D., Dyer, K. C., Lewis, S. H., et al. (1998). A digital background calibration technique for time-interleaved analog-to-digital converters. IEEE Journal of Solid-State Circuits, 33(12), 1904–1911. https://doi.org/10.1109/4.735530.

[14] Jamal, S. M., Fu, D., Chang, N. C. J., et al. (2002). A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration. IEEE Journal of Solid-State Circuits, 37(12), 1618–1627. https://doi.org/10.1109/jssc.2002.804327.

[15] Salib, A., Cardiff, B., & Flanagan, M. F. (2017). A low-complexity correlation-based time skew estimation technique for time-interleaved SAR ADCs. In 2017 IEEE International Symposium on Circuits and Systems (ISCAS) (pp. 1–4). https://doi.org/10.1109/iscas.2017.8050309.

[16] Johansson, H., & Lowenborg, P. (2002). Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters. IEEE Transactions on Signal Processing, 50(11), 2757–2767. https://doi.org/10.1109/tsp.2002.804089.

[17] Le Duc, H., Nguyen, D. M., Jabbour, C., et al. (2017). Fully digital feedforward background calibration of clock skews for sub-sampling TIADCs using the polyphase decomposition. IEEE Transactions on Circuits and Systems I: Regular Papers, 64(6), 1515–1528. https://doi.org/10.1109/tcsi.2016.2645978.

[18] Qiu, Y., Liu, Y. J., Zhou, J., et al. (2018). All-digital blind background calibration technique for any channel time-interleaved ADC. IEEE Transactions on Circuits and Systems I: Regular Papers, 65(8), 2503–2514. https://doi.org/10.1109/tcsi.2018.2794529.

[19] Ta, V. T., Hoang, V. P., & Tran, X. N. (2019). All-digital background calibration technique for offset, gain and timing mismatches in time-interleaved ADCs. EAI Endorsed Transactions on Industrial Networks and Intelligent Systems, 6(21), e3. https://doi.org/10.4108/eai.24-10-2019.160983.

[20] Zhong, W., Dong, Y., Lang, L., et al. (2024). An all-digital timing mismatch calibration algorithm based on reference channel for TIADC. Electronics, 13(6), 1058. https://doi.org/10.3390/electronics13061058.

[21] Qiu, Y., Zhou, J., Liu, Y., et al. (2019). A novel calibration method of gain and time-skew mismatches for time-interleaved ADCs based on neural network. In 2019 IEEE MTT-S International Wireless Symposium (IWS) (pp.1–3). https://doi.org/10.1109/ieee-iws.2019.8804030.

[22] Zhai, D., Jiang, W., Jia, X., et al. (2022). High-speed and time-interleaved ADCs using additive-neural-network-based calibration for nonlinear amplitude and phase distortion. IEEE Transactions on Circuits and Systems I: Regular Papers, 69(12), 4944–4957. https://doi.org/10.1109/tcsi.2022.3201016.

[23] Ware, E., Correll, J., Lee, S., et al. (2022). 6GS/s 8-channel CIC SAR TI-ADC with neural network calibration. In ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC) (pp. 325–328). https://doi.org/10.1109/esscirc55480.2022.9911287.

[24] Bhanushali, S. P., Nasrin, S., Maiti, D., et al. (2025). Machine-learning based blind digital calibration of time-interleaved ADC. In 2025 IEEE 43rd VLSI Test Symposium (VTS) (pp.1–5). https://doi.org/10.1109/vts65138.2025.11022918.

[25] Liu, Y., Hao, M., Xu, H., et al. (2025). Ensembling a learned Volterra polynomial with a neural network for joint nonlinear distortions and mismatch errors calibration of time-interleaved pipelined ADCs. Sensors, 25(13), 4059. https://doi.org/10.3390/s25134059.

Downloads

Published

2026-10-20

Issue

Section

Articles